

**CLAIMS**

What is claimed is:

- 1        1. A microprocessor, comprising:
  - 2                a microcode unit for outputting control signals, for each of a plurality
  - 3                of instructions, required by said microprocessor for executing said
  - 4                instructions, the microcode unit comprising:
    - 5                        an instruction address input for receiving an instruction
    - 6                        address;
    - 7                        a control variable input for receiving a control variable
    - 8                        corresponding to a current state of the microprocessor;
    - 9                        a control signal input for receiving all the control signals output
    - 10                  by the microcode unit for an immediately preceding instruction; and
    - 11                  a plurality of embedded logic circuits each dedicated for
    - 12                  evaluating one unique type of instruction received by the microcode unit.
- 1        2. The microprocessor according to claim 1, wherein each of the embedded
- 2        logic circuits includes:
  - 3                a table for performing a table lookup in response to a received
  - 4                instruction; and
  - 5                a controller responsive to the control variable, the control
  - 6                signals for an immediately preceding instruction, and to the table lookup for
  - 7                controllably setting each of the control signals required by the microprocessor
  - 8                for executing said received instruction.
- 1        3. The microprocessor of claim 2, wherein the controller includes:
  - 2                means for setting a control signal to a "1" regardless of its immediately
  - 3                preceding value;
  - 4                means for setting a control signal to a "0" regardless of its immediately

5 preceding value; and

6 means for not modifying a control signal from its immediately  
7 preceding value.

1 4. The microprocessor of claim 3, wherein the controller further includes:

2 means for setting a control signal to a data state.

1 5. A method of updating a design of a semiconductor chip at a hardware  
2 design language level (HDL) of simulation, to maximize an amount of logic  
3 that can be set to a previous cycle state, comprising:

4 automatically reading and setting a value of control signals on a per-  
5 cycle basis in a template and updating the HDL design with new data;

6 changing a first predetermined value of the template to be set with the  
7 previous state of the control signal; and

8 executing a test sweep to determine a “don't care” state of the control  
9 signals.

1 6. The method according to claim 1, further determining which of the control  
2 signals are not to be modified for each instruction.

1 7. The method according to claim 5, wherein said first predetermined value  
2 comprises a first non-zero value.

1 8. The method according to claim 5, wherein said “don't care” state indicates  
2 a state at which a respective control signal of said control signals maintains a  
3 value from its previous cycle.

1 9. A microcode unit in a microprocessor, for outputting control signals, for  
2 each of a plurality of instructions, required by said microprocessor for  
3 executing said instructions, the microcode unit comprising:

4           an instruction address input for receiving an instruction address;  
5           a control variable input for receiving a control variable corresponding  
6        to a current state of the microprocessor;  
7           a control signal input for receiving all the control signals output by the  
8        microcode unit for an immediately preceding instruction; and  
9           a plurality of embedded logic circuits each dedicated for evaluating  
10      one unique type of instruction received by the microcode unit.

1        10. A microprocessor for a portable computer, for reducing power  
2        consumption, comprising:  
3           a plurality of microcode units, said microcode units for outputting  
4        control signals, for each of a plurality of instructions, required by said  
5        microprocessor for executing said instructions;  
6           means for maintaining selected control signals to values the same as in  
7        an immediately previous instruction cycle; and  
8           means for passing a control variable to one of the microcode units.

1        11. The microprocessor of claim 10, further comprising embedded logic in the  
2        microcode units for testing for conditions of a respective opcode of an  
3        instruction.

1        12. A microprocessor system for reducing power consumption, comprising:  
2           a plurality of microcode units each for receiving an instruction, each of  
3        said microcode units decoding said instruction to determine an instruction  
4        type, setting a value of each control signal within the microcode unit  
5        associated with the instruction,  
6           wherein values set are one of "0", "1", or maintaining a previous value,  
7        and  
8           wherein only control signals required for a function of an opcode of  
9        the instruction are changed, such that each opcode is a function of an

10 immediately previous opcode, wherein the control signals for each unit are  
11 changed only when their function interferes with the current opcode being  
12 executed, wherein embedded logic is included within the microcode and  
13 represents conditional checks for a particular opcode, where depending upon  
14 the value being set, the value is settable to different values; and  
15 a set of logic trees for recombining the control signals and performing  
16 a logic operation on the control signals to produce a single  
17 final control signal.

1 13. The microprocessor according to claim 12, wherein the control signals are  
2 passed to the microcode unit are re-combined to form a single set of control  
3 signals, each of the microcode units have their own set of control signals.

1 14. The microprocessor according to claim 12, further comprising a latch for  
2 latching a single final control signal.

1 15. A method of reducing power in a portable microprocessor, including:  
2 obtaining an opcode group and obtaining a control signal therefrom;  
3 determining whether said control signal is active;  
4 if said control signal is determined to be active, setting the control  
5 signal to active;  
6 running a test case for the opcode group to determine whether the  
7 opcode passes; and  
8 if said opcode group passes, marking the control signal.

1 16. The method according to claim 15, further including:  
2 determining whether any other control signals exist for the opcode  
3 group;  
4 when no more control signal exists, obtaining a next opcode group and  
5 testing and determining whether control signals of said next opcode should be

6 marked; and

7       when no more opcode groups exist, setting all marked control signals  
8 to active and executing a regression analysis thereon.

1 17. The method according to claim 16, further comprising:

2       when said regression analysis fails, performing debugging;

3       when said regression analysis passes, setting all marked signals to their  
4 previous states and executing another regression analysis thereon;

5       when said another regression analysis fails, performing debugging; and

6       when said another regression analysis passes, performing checking in  
7 the unit.

1 18. A method of creating a state machine control logic for a microprocessor,  
2 comprising:

3       providing a template for every function type within the  
4 microprocessor, said template being updated as a design specification on a  
5 per-cycle basis;

6       at a first function boundary, reading a current functional template from  
7 a hardware design language level;

8       obtaining a control signal from an opcode group, and determining  
9 whether the control signal is active;

10      if the control signal is not active, obtaining a next control signal from  
11 the opcode group, and if the control signal is active, selecting a first non-zero  
12 value of the template and changing the first non-zero value to be set to the  
13 previous state of the control signal;

14      searching a data base to locate all tests that have a function of said  
15 control signal and creating a test sweep;

16      updating by a new template, a temporary copy of the updated  
17 microcode function block;

18      running the test sweep with the previous state set for the one control

19 signal; and

20 if the test sweep passes, marking the control bit as a potential “don't  
21 care” value.

1 19. The method according to claim 18, further comprising:

2 examining and processing each control signal, setting each one  
3 individually, and running a test sweep automatically, to maintain the control  
4 signals found to be “don't care” and not setting function-critical signals;

5 after the template is fully swept on a per-bit basis and when all opcode  
6 groups are examined, setting all valid “don't care” bits;

7 re-running the test sweep to ensure that there is no bit-to-bit  
8 interconnections;

9 incrementing the function count , and creating a new template; finding  
10 tests, and completing analysis;

11 upon the function count reaching a maximum value, every function  
12 type being updated with the previous control signal;

13 executing all templates on the microcodes together with each other.;

14 executing a full regression to ensure that the opcode function still  
15 functions with the automatically-generated “don't care” verilog, and  
16 performing debugging if the regression fails;

17 if the full regression passes, then designating the new verilog as an  
18 official release design, and printing the templates in a readable format so that a  
19 complete documentation exists on a function-by-function basis of true “0s”,  
20 true “1s”, and previous “don't care” function on a bit-by-bit basis.

1 20. A method of providing a state machine decoding, comprising:

2 decoding a current opcode to provide a decode;

3 setting required functions signals;

4 setting exclusive functions outside of the current opcode to a previous  
5 state; and

6 latching results of the decode.

1 21. A signal-bearing medium tangibly embodying a program of machine-  
2 readable instructions executed by an apparatus to perform a method of  
3 updating a design of a semiconductor chip at a hardware design language level  
4 (HDL) of simulation, to maximize an amount of logic that can be set to a  
5 previous cycle state, said method comprising:

6 automatically reading and setting a value of control signals on a per-  
7 cycle basis in a template and updating the HDL design with new data;

8 changing a first predetermined value of the template to be set with the  
9 previous state of the control signal; and

10 executing a test sweep to determine a “don't care” state of the control  
11 signals.

1 22. A signal-bearing medium tangibly embodying a program of machine-  
2 readable instructions executed by an apparatus to perform a method of  
3 reducing power in a portable microprocessor, said method including:

4 obtaining an opcode group and obtaining a control signal therefrom;  
5 determining whether said control signal is active;

6 if said control signal is determined to be active, setting the control  
7 signal to active;

8 running a test case for the opcode group to determine whether the  
9 opcode passes; and

10 if said opcode group passes, marking the control signal.